澳门威尼克斯人(中国)官方网站-百度百科

H2048 is a high-performance dual-core processor embedded with a 32-bit C9500 of PowerPC architecture single-core , featuring with high speed interface of Gigabit Ethernet, PCIE 1.0, RapidIO, DDR, PCI, and normal speed interface of used SPI, UART and I2C. It integrates high-performance data path interface logics, networks, and peripheral buses required for network interconnection, telecommunications/data communication, and wireless infrastructure applications.

It can be used for comprehensive control, data path, and application layer processing in routers, switches, base station controllers, and general-purpose embedded computing. Compared to multiple discrete devices, its high integration offers significant  advantages while greatly simplifying the design of circuit boards.

The benchmark chip for H2048 is NXP MPC8548.

H2048 has achieved localized and domestic production in terms of design, manufacturing, packaging and testing.

Block Diagram

H2048 takes C9500 as the main core while taking an algorithm security engine as a coprocessor for implementing various cryptographic algorithms.In addition, it is equipped with necessary RAM resources and corresponding security protection mechanisms, supplemented by various peripheral interfaces such as USB, RapidIO, PCIE, etc. The composition is shown in the below figure :